Amanote Research
Register
Sign In
A Bridging Fault Model Where Undetectable Faults Imply Logic Redundancy
doi 10.1109/date.2008.4484836
Full Text
Open PDF
Abstract
Available in
full text
Date
March 1, 2008
Authors
Irith Pomeranz
Sudhakar M. Reddy
Publisher
IEEE
Related search
A Bridging Fault Model Where Undetectable Faults Imply Logic Redundancy
Logic Testing of Bridging Faults in CMOS Integrated Circuits
IEEE Transactions on Computers
Hardware
Architecture
Mathematics
Computational Theory
Theoretical Computer Science
Software
On Undetectable Faults in Partial Scan Circuits
FedEx - A Fast Bridging Fault Extractor
Deontic Redundancy: A Fundamental Challenge for Deontic Logic
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
General Fault Triggering Architecture to Trigger Model Faults in Modelica Using a Standardized Blockset
Fault Detection in High Redundancy Actuation Using an Interacting Multiple-Model Approach
IFAC Proceedings Volumes
Fault-Tolerant Control Based on Hybrid Redundancy
Transactions of the Institute of Systems, Control and Information Engineers
Application of New Directional Logic to Improve DC Side Fault Discrimination for High Resistance Faults in HVDC Grids
Journal of Modern Power Systems and Clean Energy
Renewable Energy
Power Technology
the Environment
Sustainability
Energy Engineering
