A Bridging Fault Model Where Undetectable Faults Imply Logic Redundancy

doi 10.1109/date.2008.4484836
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE