Logic Testing of Bridging Faults in CMOS Integrated Circuits

IEEE Transactions on Computers - United States
doi 10.1109/12.660170
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

CMOS-based Carbon Nanotube Pass-Transistor Logic Integrated Circuits

Nature Communications
AstronomyGeneticsMolecular BiologyBiochemistryChemistryPhysics
2012English

Investigation of Intermittent Resistive Faults in Digital CMOS Circuits

Journal of Circuits, Systems and Computers
HardwareElectronic EngineeringElectricalArchitecture
2015English

Threshold-Logic Devices Consisting of Subthreshold CMOS Circuits

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Electronic EngineeringComputer GraphicsSignal ProcessingApplied MathematicsElectricalComputer-Aided Design
2009English

Performance Analysis of High Speed Domino CMOS Logic Circuits

International Journal of Computer Applications
2014English

Technology Mapping Algorithms for CMOS Dynamic Logic Circuits.

English

Laser Testing of Integrated Circuits

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
1977English

CMOS VLSI Design of Low Power Comparator Logic Circuits

Asian Journal of Scientific Research
Multidisciplinary
2014English

The Effects of Transistor Source-To-Gate Bridging Faults in Complex CMOS Gates

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
1991English

A Bridging Fault Model Where Undetectable Faults Imply Logic Redundancy

2008English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy