Design and Implementation of Power and Area Efficient 3-Bit Flash ADC Using GDI Technique

International Journal of Computer Applications
doi 10.5120/ijca2018917452
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Foundation of Computer Science

Related search

Design & Implementation of 3-Bit High Speed Flash ADC for Wireless LAN Applications

IJARCCE
2017English

A 3-Bit 10-MSps Low Power CMOS Flash ADC

Communications on Applied Electronics
2018English

A 6-Bit 2gs/S Low Power Flash ADC

International Journal of Engineering and Technology
2012English

Low Power-Area Design of Full Adder Using Self Resetting Logic With GDI Technique

SSRN Electronic Journal
2016English

Design of 8 Bit Interpolating Flash ADC Based on CMOS Technology

DEStech Transactions on Materials Science and Engineering
2017English

A 5-Bit 5 Gs/S Flash ADC Using Multiplexer-Based Decoder

Turkish Journal of Electrical Engineering and Computer Sciences
Electronic EngineeringElectricalComputer Science
2013English

A 16-Bit High-Speed Multiplier Design Based on Karatsuba Algorithm and Urdhva-Tiryagbhyam Theorem Using Modified Gdi Cells for Low Power and Area Constraints

ICTACT Journal on Microelectronics
2017English

Reconfigurable and Versatile Bilrc Architecture Design With an Area and Power Efficient Technique

International Journal of Research in Engineering and Technology
2014English

Design and Performance Analysis of Various Adders and Multipliers Using GDI Technique

International Journal of VLSI Design & Communication Systems
2015English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy