A 2.78 Mm2 65 Nm CMOS Gigabit MIMO Iterative Detection and Decoding Receiver

doi 10.1109/esscirc.2012.6341257
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

40 Gop/S/Mm2 Fixed-Point Operators for Brain Computer Interface in 65 Nm CMOS

2018English

A 40-Gb/S Quarter-Rate SerDes Transmitter and Receiver Chipset in 65-Nm CMOS

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2017English

Complexity Reduced MIMO Interleaved SC-FDMA Receiver With Iterative Detection

International Journal of Communications, Network and System Sciences
2014English

Erratum To: Folded Down-Conversion Mixer for a 60 GHz Receiver Architecture in 65-Nm CMOS Technology

Frontiers of Information Technology and Electronic Engineering
Electronic EngineeringSignal ProcessingComputer NetworksHardwareCommunicationsElectricalArchitecture
2015English

Low-Complexity Iterative Detection and Decoding in Finite Geometry LDPC-coded MIMO Systems

2009English

Parallel Decoding for Lattice Reduction-Aided MIMO Receiver

Turkish Journal of Electrical Engineering and Computer Sciences
Electronic EngineeringElectricalComputer Science
2016English

Design of a Very Low-Power, Low-Cost 60 GHz Receiver Front-End Implemented in 65 Nm CMOS Technology

International Journal of Microwave and Wireless Technologies
Electronic EngineeringElectrical
2011English

Iterative Sparse Channel Estimation and Decoding for Underwater MIMO-OFDM

Eurasip Journal on Advances in Signal Processing
HardwareElectronic EngineeringSignal ProcessingElectricalArchitecture
2010English

Detection and Iterative Decoding of a 2D Alphabetic Barcode

2009English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy