A 40-Gb/S Quarter-Rate SerDes Transmitter and Receiver Chipset in 65-Nm CMOS

IEEE Journal of Solid-State Circuits - United States
doi 10.1109/jssc.2017.2746672
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

A 180 GHZ Pulsed Transmitter and Heterodyne Receiver 28 Nm Cmos Chipset for Molecular Sensing

2019English

40-Gb/S 2:1 Multiplexer and 1:2 Demultiplexer in 120-Nm Standard CMOS

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2003English

A Fully-Integrated 125-Gb/S 850-Nm CMOS Optical Receiver Based on a Spatially-Modulated Avalanche Photodetector

Optics Express
OpticsAtomicMolecular Physics,
2014English

40 Gop/S/Mm2 Fixed-Point Operators for Brain Computer Interface in 65 Nm CMOS

2018English

40-Gb/S TDM-PON Downstream Link With Low-Cost EML Transmitter and APD-Based Electrical Duobinary Receiver

Journal of Lightwave Technology
OpticsAtomicMolecular Physics,
2017English

A 2.78 Mm2 65 Nm CMOS Gigabit MIMO Iterative Detection and Decoding Receiver

2012English

Erratum To: Folded Down-Conversion Mixer for a 60 GHz Receiver Architecture in 65-Nm CMOS Technology

Frontiers of Information Technology and Electronic Engineering
Electronic EngineeringSignal ProcessingComputer NetworksHardwareCommunicationsElectricalArchitecture
2015English

A 90 Nm CMOS 10 GHz Beam Forming Transmitter

English

Design of a Very Low-Power, Low-Cost 60 GHz Receiver Front-End Implemented in 65 Nm CMOS Technology

International Journal of Microwave and Wireless Technologies
Electronic EngineeringElectrical
2011English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy