FPGA Based Hardware Acceleration of a BRIEF Correlator Module for a Monocular SLAM Application

doi 10.1145/2967413.2967426
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ACM Press

Related search

A Framework for Dynamically-Loaded Hardware Library (HLL) in FPGA Acceleration

2015English

FPGA-based Module for SURF Extraction

Machine Vision and Applications
Pattern RecognitionHardwareComputer VisionComputer Science ApplicationsArchitectureSoftware
2014English

Hardware Acceleration of Hamming Code: Design of Runtime Reconfigurable FPGA Prototype

International Journal of Computer Applications
2014English

Research on the Overall Design of Navigation Computer Hardware Module Based on DSP and FPGA

2017English

FPGA-based SOC for Hardware Implementation of a Local Histogram-Based Video Shot Detector

Turkish Journal of Electrical Engineering and Computer Sciences
Electronic EngineeringElectricalComputer Science
2017English

Delayed Inverse Depth Monocular SLAM

IFAC Proceedings Volumes
2008English

FPGA Overlays Hardware Based Computing for the Masses

2018English

An FPGA-based Hardware Accelerator for Iris Segmentation

English

Unified Inverse Depth Parametrization for Monocular SLAM

2006English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy