A Framework for Dynamically-Loaded Hardware Library (HLL) in FPGA Acceleration

doi 10.1109/isspit.2015.7394346