Inherently Lower-Power High-Performance Superscalar Architectures

IEEE Transactions on Computers - United States
doi 10.1109/12.910816
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Exploring SOI Device Structures and Interconnect Architectures for Low-Power High-Performance Circuits

IEE Proceedings - Computers and Digital Techniques
2002English

Disk System Architectures for High Performance Computing

2009English

Power/Performance/Thermal Design-Space Exploration for Multicore Architectures

IEEE Transactions on Parallel and Distributed Systems
HardwareComputational TheorySignal ProcessingArchitectureMathematics
2008English

Utilization of FPGA Architectures for High Performance Computations

Computational Methods in Science and Technology
2010English

CrossNets: High-Performance Neuromorphic Architectures for CMOL Circuits

Annals of the New York Academy of Sciences
GeneticsMolecular BiologyBiochemistryNeuroscienceHistoryPhilosophy of Science
2003English

A Study of Optimization Techniques for 3D Networks-On-Chip Architectures for Low Power and High Performance Applications

International Journal of Computer Applications
2015English

Hyperstructures as Computer Architectures for High Performance Multiprocessor Systems.

English

Banked Multiported Register Files for High-Frequency Superscalar Microprocessors

2003English

Superscalar Instruction Issue

IEEE Micro
HardwareElectronic EngineeringElectricalArchitectureSoftware
1997English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy