Amanote Research
Register
Sign In
Fast Timing-Driven Partitioning-Based Placement for Island Style FPGAs
doi 10.1109/dac.2003.1219089
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
P. Maidee
C. Ababei
K. Bazargan
Publisher
IEEE
Related search
Placement-Driven Technology Mapping for LUT-based FPGAs
Architecture-Adaptive Routability-Driven Placement for FPGAs
Post-Placement Voltage Island Generation for Timing-Speculative Circuits
Optimality and Stability Study of Timing-Driven Placement Algorithms
Chortle-Crf: Fast Technology Mapping for Lookup Table-Based FPGAs
THETO - A Fast and High-Quality Partitioning Driven Global Placer
Graph-Based Approaches to Placement of Processing Element Networks on FPGAs for Physical Model Simulation
ACM Transactions on Reconfigurable Technology and Systems
Computer Science
Age-Aware Logic and Memory Co-Placement for RRAM-FPGAs
Minimum Cost Flow Based Fast Placement Algorithm
