Graph-Based Approaches to Placement of Processing Element Networks on FPGAs for Physical Model Simulation

ACM Transactions on Reconfigurable Technology and Systems - United States
doi 10.1145/2629521
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Association for Computing Machinery (ACM)

Related search

Placement-Driven Technology Mapping for LUT-based FPGAs

2003English

Fast Timing-Driven Partitioning-Based Placement for Island Style FPGAs

English

Accelerated Image Processing on FPGAs

IEEE Transactions on Image Processing
Computer GraphicsComputer-Aided DesignSoftware
2003English

Physical Simulation for Monocular 3D Model Based Tracking

2011English

Architecture-Adaptive Routability-Driven Placement for FPGAs

English

Simulation-Based Graph Similarity

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2006English

A Graph-Based Approach to Model Privacy and Security Issues of Online Social Networks

English

Conflict Graph-Based Model for IEEE 802.11 Networks: A Divide-And-Conquer Approach

Performance Evaluation
Computer NetworksSimulationHardwareCommunicationsArchitectureModelingSoftware
2019English

Age-Aware Logic and Memory Co-Placement for RRAM-FPGAs

2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy