RF Characterization of Vertical InAs Nanowire Wrap-Gate Transistors Integrated on Si Substrates

IEEE Transactions on Microwave Theory and Techniques- United States

doi 10.1109/tmtt.2011.2163076

Full Text

Abstract

Available in

Date

Authors

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Scaling of Vertical InAs–GaSb Nanowire Tunneling Field-Effect Transistors on Si

IEEE Electron Device Letters
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2016English

III–V Nanowire Complementary Metal–Oxide Semiconductor Transistors Monolithically Integrated on Si

Nano Letters
Materials ScienceCondensed Matter PhysicsMechanical EngineeringNanoscienceBioengineeringNanotechnologyChemistry
2015English

Vertical InAs/InGaAs Heterostructure MOSFETs on Si

Nano Letters
Materials ScienceCondensed Matter PhysicsMechanical EngineeringNanoscienceBioengineeringNanotechnologyChemistry
2017English

Ballistic Transport in Gate-All-Around Nanowire Transistors

The International Conference on Electrical Engineering
2010English

Vertically Integrated Nanowire Field Effect Transistors

English

Impact of Randomly Distributed Dopants on Ω-Gate Junctionless Silicon Nanowire Transistors

IEEE Transactions on Electron Devices
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2018English

Modeling Nanowire and Double-Gate Junctionless Field-Effect Transistors

2018English

Electric Double Layer Gate Field-Effect Transistors Based on Si

Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes
EngineeringAstronomyPhysics
2010English

Design and Characterization of an Integrated CMOS Gate Driver for Vertical Power MOSFETs

2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy