Design and Characterization of an Integrated CMOS Gate Driver for Vertical Power MOSFETs

doi 10.1109/ecce.2010.5617824
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

NSP: Physical Compact Model for Stacked-Planar and Vertical Gate-All-Around MOSFETs

2016English

RF Characterization of Vertical InAs Nanowire Wrap-Gate Transistors Integrated on Si Substrates

IEEE Transactions on Microwave Theory and Techniques
Electronic EngineeringRadiationElectricalCondensed Matter Physics
2011English

Design Techniques for Gate-Leakage Reduction in CMOS Circuits

English

Low Power Current-Mode Threshold Logic Gate Using Nano-Technology Double-Gate MOSFETs

The International Conference on Electrical Engineering
2010English

Cryogenic Characterization of Commercial SiC Power MOSFETs

Materials Science Forum
2015English

Design of an Advanced Programmable Current-Source Gate Driver for Dynamic Control of SiC Device

2019English

A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits

English

Integrated Design of Low-Power Adiabatic Dynamic CMOS Logic Using 0.18μm Standard CMOS Model for Circadian Rhythm OLED Illumination System

International Journal of Control and Automation
ControlSystems Engineering
2017English

Fully Integrated CMOS Power Amplifier Design Using the Distributed Active-Transformer Architecture

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2002English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy