Reducing Power of Functional Units in High-Performance Processors by Checking Instruction Codes and Resizing Adders

IET Computers and Digital Techniques - United Kingdom
doi 10.1049/iet-cdt:20060194
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institution of Engineering and Technology (IET)

Related search

Trends in High-Performance Processors

2005English

Design of Low Power High Performance 32 Bit Alu Using Different Adders in 45nm Technology

International Journal of Advance Engineering and Research Development
2017English

Toward Kilo-Instruction Processors

Transactions on Architecture and Code Optimization
HardwareInformation SystemsArchitectureSoftware
2004English

Instruction Scheduling for Instruction Level Parallel Processors

Proceedings of the IEEE
Electronic EngineeringElectricalComputer Science
2001English

GALS-based LPSP: Performance Analysis of a Novel Architecture for Low Power High Performance Security Processors

International Journal of Networking and Computing
2012English

Power Estimation on Functional Level for Programmable Processors

Advances in Radio Science
2005English

Temperature Aware Design for High Performance Processors

2015English

Pipelined Adders for Ultralow-Power Wearables

Turkish Journal of Electrical Engineering and Computer Sciences
Electronic EngineeringElectricalComputer Science
2019English

Reducing Cache Power With Low-Cost, Multi-Bit Error-Correcting Codes

ACM SIGARCH Computer Architecture News
2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy