Single Precision Natural Logarithm Architecture for Hard Floating-Point and DSP-Enabled FPGAs

doi 10.1109/arith.2016.20
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE