3D Networks-On-Chip Mapping Targeting Minimum Signal TSVs

IEICE Electronics Express - Japan
doi 10.1587/elex.10.20130518
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

Investigation on Microstructure and Resistivity in Cu-TSVs for 3D Packaging

Transactions of The Japan Institute of Electronics Packaging
2016English

Mapping and Physical Planning of Networks-On-Chip Architectures With Quality-Of-Service Guarantees

2005English

Mapping and Physical Planning of Networks-On-Chip Architectures With Quality-Of-Service Guarantees

English

3D Bioprinted Thrombosis-On-A-Chip Model

Journal of Vascular and Interventional Radiology
Nuclear MedicineRadiologyCardiologyCardiovascular MedicineImagingMedicine
2017English

Dynamic Reconfiguration of 3D Photonic Networks-On-Chip for Maximizing Performance and Improving Fault Tolerance

2012English

Service-Based Design of Systems on Chip and Networks on Chip

Dynamic and Robust Streaming in and between Connected Consumer-Electronic Devices
2005English

Photonic Networks-On-Chip for Future Generations of Chip Multiprocessors

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2008English

ECG Signal Acquisition With on Chip Compression Algorithm

International Journal of Computer Applications
2013English

Nanometer Mixed-Signal System-On-A-Chip Design

IEEE Circuits and Devices Magazine
2002English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy