Mapping and Physical Planning of Networks-On-Chip Architectures With Quality-Of-Service Guarantees

doi 10.1109/aspdac.2005.1466124