BMSYN: Bus Matrix Communication Architecture Synthesis for MPSoC

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States
doi 10.1109/tcad.2007.891376
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

FABSYN: Floorplan-Aware Bus Architecture Synthesis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2006English

QoSS Hierarchical NoC-Based Architecture for MPSoC Dynamic Protection

International Journal of Reconfigurable Computing
HardwareArchitecture
2012English

An Accurate and Fast Trace-Aware Performance Estimation Model for Prioritized MPSoC Bus With Multiple Interfering Bus-Masters

IPSJ Transactions on System LSI Design Methodology
Electronic EngineeringComputer Science ApplicationsElectrical
2017English

Robust On-Chip Bus Architecture Synthesis for MPSoCs Under Random Tasks Arrival

2008English

Floorplan-Aware Automated Synthesis of Bus-Based Communication Architectures

2005English

Multithreshold Voltage Technology for Low Power Bus Architecture

IFIP Advances in Information and Communication Technology
Computer NetworksInformation SystemsManagementCommunications
2000English

On-Chip Bus Architecture Optimization for Multi-Core SoC Systems

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2007English

ACS: Automatic Converter Synthesis for SoC Bus Protocols

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2010English

A Bus Architecture for Crosstalk Elimination in High Performance Processor Design

2006English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy