Hazards and Glitch Power Reduction of CMOS Full Adder in 90nm Technology

CVR Journal of Science & Technology
doi 10.32377/cvrjst0607
Full Text
Abstract

Available in full text

Date
Authors
Publisher

CVR College of Engineering

Related search

Hazards and Glitch Power Reduction of CMOS Full Adder in 90nm Technology

CVR Journal of Science & Technology
2014English

Optimized CMOS Design of Full Adder Using 45nm Technology

International Journal of Computer Applications
2016English

Design and Simulation of Low Power 10T Full Adder Using Cadence 16nM Technology

International Journal for Research in Applied Science and Engineering Technology
2019English

Area Efficient SR Flip-Flop Designed Using 90nm CMOS Technology

International Journal of Advanced Technology and Engineering Exploration
2018English

Comparative Analysis of Low Power 10T and 14T Full Adder Using Double Gate MOSFET at 45nm Technology

International Journal of Computer Applications
2013English

A Low Power, High Speed 18-Transitor True Single-Phase Clocking D Flip- Flop Design in 90nm Cmos Technology

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2019English

A Glitch-Free Novel DET-FF in 22 Nm CMOS for Low-Power Application

Journal of Nanotechnology
Materials Science
2018English

Systematic Analysis on Power Consumption in Conventional Cmos, Multiplexer Based and Hybrid Adder

IOSR Journal of Electronics and Communication Engineering
2013English

Design a 10-Bit 100MHz Pipelined ADC Using RB-OTA in 90nm CMOS Technology

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy