Analysis of the Effect of Temperature Variations on Sub-Threshold Leakage Current in P3 and P4 SRAM Cells at Deep Sub-Micron CMOS Technology

International Journal of Computer Applications
doi 10.5120/4395-6101
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Foundation of Computer Science

Related search

Molybdenum Gate Electrode Technology for Deep Sub-Micron CMOS Generations

Materials Research Society Symposium - Proceedings
Mechanics of MaterialsMaterials ScienceCondensed Matter PhysicsMechanical Engineering
2001English

High Speed Ultra Wide Band Comparator in Deep Sub-Micron CMOS

2007English

Techniques for Sub-Threshold Leakage Reduction in Low Power CMOS Circuit Designs

International Journal of Computer Applications
2014English

Stability Analysis of Sub-Threshold 6T SRAM Cell at 45 Nm for IoT Application

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

Current and Delay Estimation in Deep Sub-Micrometer CMOS Logic Circuits

English

Leakage Current in Deep-Submicron Cmos Circuits

Journal of Circuits, Systems and Computers
HardwareElectronic EngineeringElectricalArchitecture
2002English

InGaAs Tunnel FET With Sub-Nanometer EOT and Sub-60 mV/dec Sub-Threshold Swing at Room Temperature

Applied Physics Letters
AstronomyPhysics
2016English

Probing the Specificity of Cysteine Proteinases at Subsites Remote From the Active Site: Analysis of P4, P3, P2′ and P3′ Variations in Extended Substrates

Biochemical Journal
BiochemistryCell BiologyMolecular Biology
2000English

Deep Sub-Micron ESD GGNMOS Layout Design and Optimization

MATEC Web of Conferences
Materials ScienceEngineeringChemistry
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy