Amanote Research

Amanote Research

    RegisterSign In

A 28-Nm CMOS 1 v 3.5 GS/s 6-Bit DAC With Signal-Independent Delta-I Noise DfT Scheme

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/tvlsi.2014.2298055
Full Text
Open PDF
Abstract

Available in full text

Categories
HardwareElectronic EngineeringElectricalArchitectureSoftware
Date

January 1, 2015

Authors
Georgi I. RadulovPatrick J. QuinnArthur H. M. van Roermund
Publisher

Institute of Electrical and Electronics Engineers (IEEE)


Related search

A 1.2 v 7-Bit 1 GS/s CMOS Flash ADC With Cascaded Voting and Offset Calibration

Journal of Semiconductor Technology and Science
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2008English

A 10gs/S 8-Bit Current Steering DAC in 65nm CMOS Technology

2017English

A DC-Coupled 50 Gb/S 0.064 pJ/bit Thin-Oxide Level Shifter in 28 Nm FDSOI CMOS

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2018English

A 12-Bit 150-MHz 1.25-Mm/Sup 2/ CMOS DAC

English

40 GSps, 6-Bit RF DAC Design Report

2011English

Low Noise CMOS Analog Front-End Circuit With an 8-Bit 1-Ms/S ADC for Silicon Sensors for Space Applications

IEEE Sensors Journal
Electronic EngineeringElectricalInstrumentation
2014English

A 16-Bit Mixed-Signal Microsystem With Integrated CMOS-MEMS Clock Reference

2003English

A 1.5-V, 2.4GHz CMOS Low-Noise Amplifier

English

An Energy-Efficient 32-Bit Multiplier Architecture in 90-Nm CMOS

2006English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy