Thermal Stress Induced Delamination of Through Silicon Vias in 3-D Interconnects

doi 10.1109/ectc.2010.5490883