Experimental Stress Characterization and Numerical Simulation for Copper Pumping Analysis of Through-Silicon Vias

IEEE Transactions on Components, Packaging and Manufacturing Technology - United States
doi 10.1109/tcpmt.2015.2507164
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

On Finding a Simulation Model for Carbon Nanotubes as Through-Silicon-Vias

English

Electromagnetic Analysis for Optical Coherence Tomography Based Through Silicon Vias Metrology

Applied Optics
Electronic EngineeringMolecular Physics,EngineeringElectricalAtomicOptics
2019English

Thermal Stress Induced Delamination of Through Silicon Vias in 3-D Interconnects

2010English

Experimental and Numerical Simulation of Stress Distribution in Landfills

English

Integration of Electrografted Layers for the Metallization of Deep Through Silicon Vias

2012English

Postbond Test of Through-Silicon Vias With Resistive Open Defects

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2019English

Shot Peening of TRIP780 Steel: Experimental Analysis and Numerical Simulation

Journal of Materials Processing Technology
AlloysIndustrialMetalsSimulationComputer Science ApplicationsManufacturing EngineeringModelingCompositesCeramics
2019English

Numerical and Experimental Stress Analysis of a Composite Leaf Spring

International Journal of Engineering and Technology
Transfer ProcessesFluid FlowMechanical EngineeringAerospace Engineering
2016English

A Fast Simulation Framework for Full-Chip Thermo-Mechanical Stress and Reliability Analysis of Through-Silicon-Via Based 3D ICs

2011English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy