Postbond Test of Through-Silicon Vias With Resistive Open Defects

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/tvlsi.2019.2925971
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Integration of Electrografted Layers for the Metallization of Deep Through Silicon Vias

2012English

Thermal Stress Induced Delamination of Through Silicon Vias in 3-D Interconnects

2010English

Electromagnetic Analysis for Optical Coherence Tomography Based Through Silicon Vias Metrology

Applied Optics
Electronic EngineeringMolecular Physics,EngineeringElectricalAtomicOptics
2019English

On Finding a Simulation Model for Carbon Nanotubes as Through-Silicon-Vias

English

Experimental Stress Characterization and Numerical Simulation for Copper Pumping Analysis of Through-Silicon Vias

IEEE Transactions on Components, Packaging and Manufacturing Technology
Electronic EngineeringIndustrialManufacturing EngineeringOpticalElectricalMagnetic MaterialsElectronic
2016English

Depth Profiling and Cross-Sectional Laser Ablation Ionization Mass Spectrometry Studies of Through-Silicon-Vias

English

Liquid Cooled Heat Sink With Through Vias (LCHS)

1993English

Temperature Properties of the Parasitic Resistance of Through-Silicon Vias (TSVs) in High-Frequency 3-D ICs

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2014English

A Design Methodology and Various Performance and Fabrication Metrics Evaluation of 3D Network-On-Chip With Multiplexed Through-Silicon Vias

Microprocessors and Microsystems
Computer NetworksHardwareCommunicationsArchitectureArtificial IntelligenceSoftware
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy