Postbond Test of Through-Silicon Vias With Resistive Open Defects
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/tvlsi.2019.2925971
Full Text
Open PDFAbstract
Available in full text
Date
November 1, 2019
Authors
Publisher
Institute of Electrical and Electronics Engineers (IEEE)