Scalable Sequence-Constrained Retention Register Minimization in Power Gating Design

doi 10.1145/2744769.2744905
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ACM Press

Related search

Constrained Minimization Algorithms

EAS Publications Series
AstrophysicsEngineeringAstronomyPlanetary ScienceSpace
2013English

Power Minimization in Wireless Sensor Networks With Constrained AoI Using Stochastic Optimization

2019English

Optimal Register Reassignment for Register Stack Overflow Minimization

Transactions on Architecture and Code Optimization
HardwareInformation SystemsArchitectureSoftware
2006English

Deadline-Constrained Clustered Scheduling for VLIW Architectures Using Power-Gated Register Files

Transactions on Architecture and Code Optimization
HardwareInformation SystemsArchitectureSoftware
2014English

A Low Leakage Autonomous Data Retention Flip-Flop With Power Gating Technique

Journal of Electrical and Computer Engineering
Electronic EngineeringSignal ProcessingElectricalComputer Science
2014English

Constrained Optimization via Unconstrained Minimization

Banach Center Publications
1984English

Design of Low Power 8-Bit Shift Register Using PFF

International Journal of Emerging Engineering Research and Technology
2017English

Delay-Constrained Scheduling: Power Efficiency, Filter Design, and Bounds

English

Pattern Search Methods for Linearly Constrained Minimization

SIAM Journal on Optimization
Theoretical Computer ScienceSoftware
2000English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy