Amanote Research

Amanote Research

    RegisterSign In

Phase-Locked Loops

doi 10.1007/978-1-349-14006-0
Full Text
Open PDF
Abstract

Available in full text

Date

January 1, 1996

Authors
Paul V. Brennan
Publisher

Macmillan Education UK


Related search

Master-Slave Topologies With Phase-Locked Loops

Wireless Communications and Mobile Computing
Computer NetworksElectronic EngineeringInformation SystemsElectricalCommunications
2020English

All-Digital RF Phase-Locked Loops Exploiting Phase Prediction

IPSJ Transactions on System LSI Design Methodology
Electronic EngineeringComputer Science ApplicationsElectrical
2014English

Almost Global Stability of Phase-Locked Loops

English

Low Complexity Delay and Phase-Locked Loops

English

Geometric Structure of Mutually Coupled Phase-Locked Loops

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications
1996English

Nonlinear Analysis and Design of Phase-Locked Loops

2009English

Synchronized State in Networks of Digital Phase-Locked Loops

2010English

Fractional Spur Suppression in All-Digital Phase-Locked Loops

2015English

Spur Reduction Techniques for Phase-Locked Loops Exploiting a Sub-Sampling Phase Detector

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy