Amanote Research
Register
Sign In
Fractional Spur Suppression in All-Digital Phase-Locked Loops
doi 10.1109/iscas.2015.7169209
Full Text
Open PDF
Abstract
Available in
full text
Date
May 1, 2015
Authors
Peng Chen
XiongChuan Huang
Robert Bogdan Staszewski
Publisher
IEEE
Related search
All-Digital RF Phase-Locked Loops Exploiting Phase Prediction
IPSJ Transactions on System LSI Design Methodology
Electronic Engineering
Computer Science Applications
Electrical
Synchronized State in Networks of Digital Phase-Locked Loops
Spur Reduction Techniques for Phase-Locked Loops Exploiting a Sub-Sampling Phase Detector
IEEE Journal of Solid-State Circuits
Electronic Engineering
Electrical
Phase-Locked Loops
Determination of the Behaviour of Self-Sampled Digital Phase-Locked Loops
Design, Analysis and Modeling of the Effect of the Phase Detector in Digital Phase-Locked Loops
Master-Slave Topologies With Phase-Locked Loops
Wireless Communications and Mobile Computing
Computer Networks
Electronic Engineering
Information Systems
Electrical
Communications
Almost Global Stability of Phase-Locked Loops
Low Complexity Delay and Phase-Locked Loops
