All-Digital RF Phase-Locked Loops Exploiting Phase Prediction

IPSJ Transactions on System LSI Design Methodology - Japan
doi 10.2197/ipsjtsldm.7.2
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Information Processing Society of Japan

Related search

Fractional Spur Suppression in All-Digital Phase-Locked Loops

2015English

Phase-Locked Loops

1996English

Spur Reduction Techniques for Phase-Locked Loops Exploiting a Sub-Sampling Phase Detector

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2010English

Synchronized State in Networks of Digital Phase-Locked Loops

2010English

Determination of the Behaviour of Self-Sampled Digital Phase-Locked Loops

2010English

Master-Slave Topologies With Phase-Locked Loops

Wireless Communications and Mobile Computing
Computer NetworksElectronic EngineeringInformation SystemsElectricalCommunications
2020English

Design, Analysis and Modeling of the Effect of the Phase Detector in Digital Phase-Locked Loops

English

Almost Global Stability of Phase-Locked Loops

English

Low Complexity Delay and Phase-Locked Loops

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy