Amanote Research
Register
Sign In
Exploiting Barriers to Optimize Power Consumption of CMPs
doi 10.1109/ipdps.2005.211
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
A. Sivasubramaniam
M. Kandemir
M.J. Irwin
Publisher
IEEE
Related search
Exploiting Protein Conformational Change to Optimize Adenosine-Derived Inhibitors of HSP70
Implementation of Delay and Power Monitoring Schemes to Reduce the Power Consumption
International Journal of Computer Applications
Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power
Optimize the Power Consumption and SNR of the 3D Photonic High-Radix Switch Architecture Based on Extra Channels and Redundant Rings
Journal of Computer Networks and Communications
Computer Networks
Information Systems
Communications
Toolpath Strategies and Management to Optimize Energy Consumption on 3-Axis CNC Milling Machine
E3S Web of Conferences
Earth
Energy
Planetary Sciences
Environmental Science
The Power Usage Allocating System to Optimize Based on the Priority Load
MATEC Web of Conferences
Materials Science
Engineering
Chemistry
Using Efficient Path Profiling to Optimize Memory Consumption of On-Chip Debugging for High-Level Synthesis
Transactions on Embedded Computing Systems
Hardware
Architecture
Software
Capacitance-Toggle Rate Weighting to Optimize Switching Power at Placement Stage of VLSI Conception
Journal of Engineering and Applied Sciences
Engineering
Structure Based Design of a Grp94-Selective Inhibitor: Exploiting a Key Residue in Grp94 to Optimize Paralog-Selective Binding
