Amanote Research

Amanote Research

    RegisterSign In

Capacitance-Toggle Rate Weighting to Optimize Switching Power at Placement Stage of VLSI Conception

Journal of Engineering and Applied Sciences - Pakistan
doi 10.36478/jeasci.2019.3243.3249
Full Text
Open PDF
Abstract

Available in full text

Categories
Engineering
Date

November 30, 2019

Authors
Mohammed DarmiLekbir CherifJalal BenallalRachid ElgouriNabil Hmina
Publisher

Medwell Publications


Related search

The Platform Switching Approach to Optimize Split Crest Technique

Case Reports in Dentistry
Dentistry
2014English

Exploiting Barriers to Optimize Power Consumption of CMPs

English

GPU-Friendly Floating Random Walk Algorithm for Capacitance Extraction of VLSI Interconnects

2013English

M. Foucault's Conception of Power

2017English

Low Power Voltage Sensing Through Capacitance to Digital Conversion

2016English

Estimating Power Dissipation in VLSI Circuits

IEEE Circuits and Devices Magazine
1994English

Analysis of Leakage Power Reduction Techniques for Low Power VLSI Design

International Journal of Computer Applications
2013English

Low Power VLSI Compressors for Biomedical Applications

2014English

Is the Foucauldian Conception of Disciplinary Power Still at Work in Contemporary Forms of Imprisonment?

Foucault Studies
Philosophy
2011English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy