Analysis of Leakage Power Reduction Techniques for Low Power VLSI Design

International Journal of Computer Applications
doi 10.5120/14264-2408
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Foundation of Computer Science

Related search

Techniques for Sub-Threshold Leakage Reduction in Low Power CMOS Circuit Designs

International Journal of Computer Applications
2014English

Transient Time Slot (TTS) Based Run Time Leakage Reduction Method for Low Power VLSI Circuits

IOSR Journal of VLSI and Signal Processing
2013English

An Algorithm for Leakage Power Reduction Through IVC in CMOS VLSI Digital Circuits

International Journal of Computer Applications
2014English

A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits

English

CMOS VLSI Design of Low Power Comparator Logic Circuits

Asian Journal of Scientific Research
Multidisciplinary
2014English

Adaptive Control Methodology for High-Performance Low-Power VLSI Design

2009English

Performance Comparison of Digital Circuits Using Subthreshold Leakage Power Reduction Techniques

Journal of Engineering Research
Engineering
2017English

Low Power VLSI Compressors for Biomedical Applications

2014English

Adiabatic Logic Circuits for Low Power VLSI Applications

International Journal of Science and Research (IJSR)
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy