Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Abilash.B, Kirubakaran.T
Design of an Area Efficient Adder Using Minority Gates in QCA
International Journal of Innovative Research in Computer and Communication Engineering
Related publications
A Novel Low Power Adder-Subtractor Using Efficient XOR Gates
Journal of Applied Sciences
Area-Time Optimal Adder Design
IEEE Transactions on Computers
Hardware
Architecture
Mathematics
Computational Theory
Theoretical Computer Science
Software
Efficient Serial Multiplier Design Using Ripple Counters,Kogge-Stone Adder and Full Adder
International Journal of Computer Applications
Design of a High Speed and Area Efficient Novel Adder for AES Applications
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
Efficient Design of 2:1 MUX Multiplexer Using Nanotechnology Based on QCA
International Journal of Trend in Scientific Research and Development
Design of an Efficient Current Mode Full-Adder Applying Carbon Nanotube Technology
International Journal of Modern Education and Computer Science
FPGA Implementation of Area Efficient CMOS Multiplier Using Fast Kogge Stone Look Ahead Logarithmic Adder
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
Low Power-Area Design of Full Adder Using Self Resetting Logic With GDI Technique
SSRN Electronic Journal
The Development of an Innovative Adder Design Evaluated Using Programmable Logic.