Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by B. Tapasvi et al., B. Tapasvi et al.,
Delay Efficient 128-Bit Ladner-Fischer Adder
International Journal of Electronics, Communication & Instrumentation Engineering Research and Development
Related publications
Implementing 128-Bit Secure MPKC Signatures
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Electronic Engineering
Computer Graphics
Signal Processing
Applied Mathematics
Electrical
Computer-Aided Design
Efficient Serial Multiplier Design Using Ripple Counters,Kogge-Stone Adder and Full Adder
International Journal of Computer Applications
Hardware-Efficient FIR Filters With Reduced Adder Step
Electronics Letters
Electronic Engineering
Electrical
Security Login System on Mobile Application With Implementation of Advanced Encryption Standard (AES) Using 3 Keys Variation 128-Bit, 192-Bit, and 256-Bit
Scientific Journal of Informatics
A Novel Low Power Adder-Subtractor Using Efficient XOR Gates
Journal of Applied Sciences
Review Paper on Efficient VLSI Architecture for Carry Select Adder
International Journal of Computer Applications
A 4-GHz 130-Nm Address Generation Unit With 32-Bit Sparse-Tree Adder Core
IEEE Journal of Solid-State Circuits
Electronic Engineering
Electrical
Design of an Area Efficient Adder Using Minority Gates in QCA
International Journal of Innovative Research in Computer and Communication Engineering
Efficient Adder Circuits Based on a Conservative Reversible Logic Gate
