Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by C.E. Goutis
Design Flow for Optimizing Performance in Processor Systems With On-Chip Coarse-Grain Reconfigurable Logic
Related publications
Hierarchical Cluster Assignment for Coarse-Grain Reconfigurable Coprocessors
A Coarse-Grain Phased Logic CPU
IEEE Transactions on Computers
Hardware
Architecture
Mathematics
Computational Theory
Theoretical Computer Science
Software
A Coarse-Grained Reconfigurable Architecture With Compilation for High Performance
International Journal of Reconfigurable Computing
Hardware
Architecture
Mapping to Coarse Grain Reconfigurable Arrays Using Evolutionary Algorithms
Reconfigurable Computing in Space: From Current Technology to Reconfigurable Systems-On-A-Chip
Reconfigurable Spike Routing Architectures for On-Chip Local Learning in Neuromorphic Systems
Advanced Materials Technologies
Mechanics of Materials
Materials Science
Industrial
Manufacturing Engineering
Design of Priority Based Reconfigurable Router in Network on Chip
Informacije MIDEM
Electronic Engineering
Optical
Electrical
Magnetic Materials
Electronic
An Evaluation of an Integrated on-Chip/Off-Chip Network for High-Performance Reconfigurable Computing
International Journal of Reconfigurable Computing
Hardware
Architecture
A Design Flow for Application-Specific Networks on Chip With Guaranteed Performance to Accelerate SOC Design and Verification
