Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Chung-Ju Wu
Copy Propagation Optimizations for VLIW DSP Processors With Distributed Register Files
Related publications
Deadline-Constrained Clustered Scheduling for VLIW Architectures Using Power-Gated Register Files
Transactions on Architecture and Code Optimization
Hardware
Information Systems
Architecture
Software
Fast 2d-DCT Implementations for VLIW Processors
Compiler Optimizations for Adaptive EPIC Processors
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Register Coalescing Techniques for Heterogeneous Register Architecture With Copy Sifting
Transactions on Embedded Computing Systems
Hardware
Architecture
Software
Optimizing Instruction Scheduling and Register Allocation for Register-File-Connected Clustered VLIW Architectures
The Scientific World Journal
Biochemistry
Medicine
Genetics
Molecular Biology
Environmental Science
DSP Processors Hit the Mainstream
Computer
Computer Science
Data-Path Synthesis of VLIW Video Signal Processors
Optimizing a Fast Stream Cipher for VLIW, SIMD, and Superscalar Processors
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Communication Optimizations for Distributed-Memory X10 Programs
