Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Kumar Pari
Implementation of Reduced Memory Viterbi Decoder Using Verilog HDL
IOSR Journal of Electronics and Communication Engineering
Related publications
FPGA Implementation of Low Power Digital QPSK Modulator Using Verilog HDL
Journal of Applied Sciences
FPGA Implementation of Digital Modulation Techniques BPSK and QPSK Using HDL Verilog
International Journal of Computer Applications
Design of CABAC Entropy Decoding, Inverse Quantization, Inverse Transform Blocks of H.264 Decoder Using Verilog HDL
International Journal of Innovative Technology and Exploring Engineering
Mechanics of Materials
Electronic Engineering
Civil
Structural Engineering
Electrical
Computer Science
Design of Asynchronous Viterbi Decoder Using Pipeline Architecture
International Journal for Research in Applied Science and Engineering Technology
H.264 Decoder Design Using Verilog (With Simulation Results)
International Journal of Computer Applications
Simulation of 16 Bit ALU Using Verilog-HDL
International Journal of Trend in Scientific Research and Development
An Efficient Low Power Viterbi Decoder Design Using T-Algorithm
International Journal of Computer Applications
High Speed Low-Power Viterbi Decoder Using Trellis Code Modulation
International Journal of Computing Algorithm
VLSI Implementation of a 2/3 Viterbi Decoder and Noise Effects in Digital ICs
