Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Trailokya Nath Sasamal
Design of Two-Rail Checker Using a New Parity Preserving Reversible Logic Gate
International Journal of Computer Theory and Engineering
Related publications
A New Design of Multiplier Using Modified Booth Algorithm and Reversible Gate Logic
International Journal of Computer Applications Technology and Research
Efficient Adder Circuits Based on a Conservative Reversible Logic Gate
Design of Pulse Detectors and Unsigned Sequential Multiplier Using Reversible Logic
International Journal of Computer Applications
Performance Improvement of QCA Design XOR Logic Gate Using Bistable Simulation Engine Vector
International Journal of Trend in Scientific Research and Development
Mechanistic Modelling of a Recombinase-Based Two-Input Temporal Logic Gate
Engineering Biology
Knowledge Representation in a Proof Checker for Logic Programs
A Review on Multiplier Based on Reversible Logic Gate and Vedic Algorithm for Quantum Computing
International Journal of Engineering Research and
VHDL Design and Implementation of C.P.U by Reversible Logic Gates
International Journal of Advanced Scientific Technologies in Engineering and Management Sciences
New Wheelset Design for Rail Transport
Annals of DAAAM and Proceedings of the International DAAAM Symposium
Control
Systems Engineering
Industrial
Mechanical Engineering
Electronic Engineering
Manufacturing Engineering
Computer Science Applications
Electrical
