Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Zulhelmi .
FPGA Implementation of 16-Bit Multipliers Based Upon Vedic Mathematic Approach
Jurnal Rekayasa Elektrika
Related publications
Implementation of 64 Bit Complex Floating-Point Multiplier on FPGA Using Vedic Mathematics Sutra- Urdhva Tiryagbhyam
International Journal of Innovative Technology and Exploring Engineering
Mechanics of Materials
Electronic Engineering
Civil
Structural Engineering
Electrical
Computer Science
Approximate Compressors Based Inexact Vedic Dadda Multipliers
HELIX
Implementation of 24 Bit High Speed Floating Point Vedic Multiplier
International Journal of Advance Engineering and Research Development
Fast FPGA-based Pipelined Digit-Serial/Parallel Multipliers
Design and Implementation of Low Power High-Speed 16-Bit Arithmetic Units Using Different Multipliers in Cadence Virtuoso Using 45nm Technology
International Journal of Advance Engineering and Research Development
Implementation and Utilization of LBIST for 16 Bit ALU
International Journal of Innovative Technology and Exploring Engineering
Mechanics of Materials
Electronic Engineering
Civil
Structural Engineering
Electrical
Computer Science
Novel Design of 32-Bit Asynchronous (RISC) Microprocessor & Its Implementation on FPGA
International Journal of Information Engineering and Electronic Business
A Compact FPGA Implementation of a Bit-Serial SIMD Cellular Processor Array
Implementation of a Fast 16-Bit Dynamic Clamp Using LabVIEW-RT
Journal of Neurophysiology
Neuroscience
Physiology
