Amanote Research

Amanote Research

    RegisterSign In

A 25 Gb/S All-Digital Clock and Data Recovery Circuit for Burst Mode Applications in PONs

doi 10.1109/ecoc.2017.8346193
Full Text
Open PDF
Abstract

Available in full text

Date

September 1, 2017

Authors
Marijn VerbekePieter RomboutsHannes RamonGuy TorfsJohan BauwelinckXin Yin
Publisher

IEEE


Related search

A 20 Gb/S Injection-Locked Clock and Data Recovery Circuit

International Journal of VLSI Design & Communication Systems
2014English

CMOS Building Blocks for 10+Gb/S Clock Data Recovery Circuit

English

All-Digital Clock and Data Recovery Architectures

English

40 Gb/S All-Optical Packet Clock Recovery With Ultrafast Lock-In Time and Low Inter-Packet Guardbands

Optics Express
OpticsAtomicMolecular Physics,
2005English

Cascaded All-Optical Operations in a Hybrid Integrated 80-Gb/S Logic Circuit

Optics Express
OpticsAtomicMolecular Physics,
2014English

10-Gb/S CMOS Clock Recovery Cirucit Building Blocks Using Dual Substrate Technique

English

Multiwavelength All-Optical Clock Recovery

IEEE Photonics Technology Letters
Electronic EngineeringOpticsMolecular Physics,OpticalElectricalAtomicMagnetic MaterialsElectronic
1999English

10Gb/S Bang-Bang Clock and Data Recovery (CDR) for Optical Transmission Systems

Advances in Radio Science
2005English

A Fully Integrated 1.7-3.125 GBPS Clock and Data Recovery Circuit Using a Gated Frequency Detector

IEICE Transactions on Electronics
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2005English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy