(PDF) 10-Gb/S CMOS Clock Recovery Cirucit Building Blocks

10-Gb/S CMOS Clock Recovery Cirucit Building Blocks Using Dual Substrate Technique

doi 10.22215/etd/2004-05720

Full Text

Abstract

Available in full text

Date

Unknown

Authors

Publisher

Carleton University