Amanote Research
Register
Sign In
10-Gb/S CMOS Clock Recovery Cirucit Building Blocks Using Dual Substrate Technique
doi 10.22215/etd/2004-05720
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
Zoe Hui
Publisher
Carleton University
Related search
CMOS Building Blocks for 10+Gb/S Clock Data Recovery Circuit
A 20 Gb/S Injection-Locked Clock and Data Recovery Circuit
International Journal of VLSI Design & Communication Systems
A 0.18 Um CMOS Half-Rate Clock and Data Recovery Circuit With Reference-Less Dual Loop
A 25 Gb/S All-Digital Clock and Data Recovery Circuit for Burst Mode Applications in PONs
40 Gb/S All-Optical Packet Clock Recovery With Ultrafast Lock-In Time and Low Inter-Packet Guardbands
Optics Express
Optics
Atomic
Molecular Physics,
Clock Tree Optimization in Synchronous CMOS Digital Circuits for Substrate Noise Reduction Using Folding of Supply Current Transients
Proceedings - Design Automation Conference
Control
Systems Engineering
Electronic Engineering
Simulation
Hardware
Computer Science Applications
Electrical
Architecture
Modeling
A 32x10 Gb/S OLT Using a Single Ultra-Wide Bandwidth Dual Local Oscillator Coherent Receiver
LED Based Wavelength Division Multiplexed 10 Gb/S Visible Light Communications
Journal of Lightwave Technology
Optics
Atomic
Molecular Physics,
A 40-Gb/S Quarter-Rate SerDes Transmitter and Receiver Chipset in 65-Nm CMOS
IEEE Journal of Solid-State Circuits
Electronic Engineering
Electrical
