Strain Silicon Optimization for Memory and Logic in Nano-Scale CMOS

doi 10.1109/isqed.2007.151
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE