Low-Complexity Shift Register Based on Decoder Enabled Pulsed Latches

The International Journal of Engineering and Science

doi 10.9790/1813-0603020104

Full Text

Abstract

Available in

Date

Authors

Publisher

IOSR Journals

Related search

On the Linear Complexity of Products of Shift-Register Sequences

English

Low Complexity Decoder for CCSDS Turbo Codes

IOSR Journal of Electronics and Communication Engineering
2014English

Design Considerations of a Low-Complexity, Low-Power Integer Turbo Decoder

IFIP Advances in Information and Communication Technology
Computer NetworksInformation SystemsManagementCommunications
2002English

Design of a DNA-based Shift Register

BMC Bioinformatics
BiochemistryApplied MathematicsComputer Science ApplicationsStructural BiologyMolecular Biology
2010English

A Low-Cost Complexity Intra Prediction Hardware Architecture for HEVC Decoder

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

High Speed Low Complexity Radix-16 Max-Log-Map SISO Decoder

2012English

Design of Low Power 8-Bit Shift Register Using PFF

International Journal of Emerging Engineering Research and Technology
2017English

Interactive Multiview Video System With Low Complexity 2D Look Around at Decoder

IEEE Transactions on Multimedia
Electronic EngineeringMedia TechnologyComputer Science ApplicationsElectricalSignal Processing
2013English

Algebraic Shift Register Sequences

Choice Reviews Online
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy