Design Considerations of a Low-Complexity, Low-Power Integer Turbo Decoder

IFIP Advances in Information and Communication Technology- United States

doi 10.1007/978-0-387-35597-9_23

Full Text

Abstract

Available in

Date

Authors

Publisher

Springer US

Related search

Low Complexity Decoder for CCSDS Turbo Codes

IOSR Journal of Electronics and Communication Engineering
2014English

Low Power Mix Logic Design Using Line Decoder: A Review

International Journal of Trend in Scientific Research and Development
2018English

An Efficient Low Power Viterbi Decoder Design Using T-Algorithm

International Journal of Computer Applications
2013English

Design and Simulation of a Low Power Viterbi Decoder Using Constraint Length Nine

International Journal of Computer Applications
2013English

A Low-Cost Complexity Intra Prediction Hardware Architecture for HEVC Decoder

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

Low-Complexity Shift Register Based on Decoder Enabled Pulsed Latches

The International Journal of Engineering and Science
2017English

A Survey and Tutorial on Low-Complexity Turbo Coding Techniques and a Holistic Hybrid ARQ Design Example

IEEE Communications Surveys and Tutorials
Electronic EngineeringElectrical
2013English

High Speed Low Complexity Radix-16 Max-Log-Map SISO Decoder

2012English

Design of a Programmable Low Power Low Drop-Out Regulator

International Journal of VLSI Design & Communication Systems
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy