Amanote Research
Register
Sign In
A Pipelined, Multi-Processor Architecture for a Connectionless Server for Broadband ISDN.
doi 10.22215/etd/1993-02315
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
Daniel Omundsen
Publisher
Carleton University
Related search
Optimal Processor Assignment for a Class of Pipelined Computations
IEEE Transactions on Parallel and Distributed Systems
Hardware
Computational Theory
Signal Processing
Architecture
Mathematics
A Scheduling Algorithm for Asymmetric Processor Architecture
International Journal of Computer Applications
Efficient Pipelined Broadcast With Monitoring Processing Node Status on a Multi-Core Processor
Mathematics
Mathematics
A System-Level Design Method for Cognitive Radio on a Reconfigurable Multi-Processor Architecture
A Digit Pipelined Dynamic Time Warp Processor.
A Client-Server Architecture for Distributed Measurement Systems
A Java Processor Architecture for Embedded Real-Time Systems
Journal of Systems Architecture
Hardware
Architecture
Software
Processor Subsystem Interconnect Architecture for a Large Symmetric Multiprocessing System
IBM Journal of Research and Development
Computer Science
High Speed Pipelined Architecture for Adaptive Median Filter
International Journal of MC Square Scientific Research
