Comparative Analysis and Design of Different Type of Low Power High Speed Dynamic Double Latch Comparator Using H-Spice and CMOS Technology

International Journal for Research in Applied Science and Engineering Technology

doi 10.22214/ijraset.2018.6174

Full Text

Abstract

Available in

Date

June 30, 2018

Authors

Unknown

Publisher

International Journal for Research in Applied Science and Engineering Technology (IJRASET)

Related search

Design of Low Power High Speed D-Latch Using Stacked Inverter and Sleep Transistor at 32nm CMOS Technology

International Journal of Trend in Scientific Research and Development

English

Design of High-Speed Low-Power Two Level Voltage Converters Using Multi-VTH CMOS Technology

International Journal of Computer Applications

English

CMOS VLSI Design of Low Power Comparator Logic Circuits

Asian Journal of Scientific Research

Multidisciplinary

English

Design and Analysis of Low Power Analog to Digital Converter Using CMOS Technology

English

Design and Implementation of Low Power High-Speed 16-Bit Arithmetic Units Using Different Multipliers in Cadence Virtuoso Using 45nm Technology

International Journal of Advance Engineering and Research Development

English

Design a Low Power Half-Subtractor Using .90µm CMOS Technology

IOSR journal of VLSI and Signal Processing

English

Variable Supply-Voltage Scheme for Low-Power High-Speed CMOS Digital Design

IEEE Journal of Solid-State Circuits

Electronic Engineering

Spanish

Design of Low Power SAR ADC for ECG Using 45nm CMOS Technology

International Journal of VLSI Design & Communication Systems

English

Design of Low Power Sense Amplifier Based NAND Latch Under 30nm Technology

International Journal of Computer Applications

English