Amanote Research
Register
Sign In
BTI Impact on Logical Gates in Nano-Scale CMOS Technology
doi 10.1109/ddecs.2012.6219086
Full Text
Open PDF
Abstract
Available in
full text
Date
April 1, 2012
Authors
Seyab Khan
Said Hamdioui
Halil Kukner
Praveen Raghavan
Francky Catthoor
Publisher
IEEE
Related search
Strain Silicon Optimization for Memory and Logic in Nano-Scale CMOS
Effects of Surface States on Control Characteristics of Nano-Meter Scale Schottky Gates Formed on GaAs
Solid-State Electronics
Electronic Engineering
Condensed Matter Physics
Materials Chemistry
Optical
Electrical
Magnetic Materials
Electronic
Impact of Defect Structure on ’Bulk’ and Nano-Scale Ferroelectrics
Impact of the Coulomb Interaction on Nano-Scale Silicon Device Characteristics
Journal of Computational Electronics
Electronic Engineering
Electronic
Molecular Physics,
Simulation
Optical
Electrical
Atomic
Magnetic Materials
Modeling
Optics
4-Bit Multiplier Design Using CMOS Gates in Electric VLSI
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
Variability-Conscious Circuit Designs for Low-Voltage Memory-Rich Nano-Scale CMOS LSIs
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Analog-Decoder Experiments With Subthreshold CMOS Soft-Gates
An Optimization Method for NBTI-aware Design of Domino Logic Circuits in Nano-Scale CMOS
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
Chaos Computing: Implementation of Fundamental Logical Gates by Chaotic Elements
IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications
