An Optimization Method for NBTI-aware Design of Domino Logic Circuits in Nano-Scale CMOS
IEICE Electronics Express - Japan
doi 10.1587/elex.8.1406
Full Text
Open PDFAbstract
Available in full text
Categories
Date
January 1, 2011
Authors
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)