An Optimization Method for NBTI-aware Design of Domino Logic Circuits in Nano-Scale CMOS

IEICE Electronics Express - Japan
doi 10.1587/elex.8.1406
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)