Amanote Research
Register
Sign In
Functional-Based Synthesis of Systolic Online Multipliers
doi 10.1109/synasc.2005.36
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2005
Authors
T. Jebelean
L. Szakacs
Publisher
IEEE
Related search
Efficient Systolic-Array Redundancy Architecture for Offline/Online Repair
Electronics (Switzerland)
Control
Electronic Engineering
Signal Processing
Computer Networks
Systems Engineering
Hardware
Communications
Electrical
Architecture
Additive S-Functional Inequalities and Partial Multipliers in Banach Algebras
Journal of Mathematical Inequalities
Analysis
Approximate Compressors Based Inexact Vedic Dadda Multipliers
HELIX
Fast FPGA-based Pipelined Digit-Serial/Parallel Multipliers
Design and Analysis of Majority Logic Based Approximate Adders and Multipliers
IEEE Transactions on Emerging Topics in Computing
Computer Science Applications
Information Systems
Computer Science
Human-Computer Interaction
FPGA Implementation of 16-Bit Multipliers Based Upon Vedic Mathematic Approach
Jurnal Rekayasa Elektrika
Complete Functional Synthesis
Comparative Analysis of Routine Echocardiography and Left Ventricular Functional Geometry-Based Classification Model in the Diagnosis of Transplanted Heart Systolic Dysfunction
The Siberian Medical Journal
Early Prediction of Infarct Size by Ultra-Fast Online Assessment of Systolic Left Ventricular Longitudinal Function
Journal of Cardiovascular Magnetic Resonance
Nuclear Medicine
Radiology
Ultrasound Technology
Cardiology
Family Practice
Radiological
Cardiovascular Medicine
Imaging
