Amanote Research

Amanote Research

    RegisterSign In

An Advanced Compiler Framework for Non-Cache-Coherent Multiprocessors

IEEE Transactions on Parallel and Distributed Systems - United States
doi 10.1109/71.993205
Full Text
Open PDF
Abstract

Available in full text

Categories
HardwareComputational TheorySignal ProcessingArchitectureMathematics
Date

March 1, 2002

Authors
A. NavarroE. ZapataJ. HoeflingerD. Padua
Publisher

Institute of Electrical and Electronics Engineers (IEEE)


Related search

Memory Contention in Scalable Cache-Coherent Multiprocessors

1993English

Flexible Use of Memory for Replication/Migration in Cache-Coherent DSM Multiprocessors

ACM SIGARCH Computer Architecture News
1998English

Hardware and Compiler-Directed Cache Coherence in Large-Scale Multiprocessors: Design Considerations and Performance Study

IEEE Transactions on Parallel and Distributed Systems
HardwareComputational TheorySignal ProcessingArchitectureMathematics
2000English

An Efficient Cache Design for Scalable Glueless Shared-Memory Multiprocessors

2006English

Software Cache Coherence for Large Scale Multiprocessors

1994English

Author Retrospective for Cooperative Cache Partitioning for Chip Multiprocessors

2014English

Compiler-Directed Scratch Pad Memory Optimization for Embedded Multiprocessors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2004English

An Advanced Silicon Compiler in Prolog

1987English

Optimizing Shared Cache Behavior of Chip Multiprocessors

2009English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy