A 0.18 Um CMOS Half-Rate Clock and Data Recovery Circuit With Reference-Less Dual Loop

doi 10.22215/etd/2006-08323