A 0.18 Um CMOS Half-Rate Clock and Data Recovery Circuit With Reference-Less Dual Loop

doi 10.22215/etd/2006-08323
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

Carleton University

Related search

CMOS Building Blocks for 10+Gb/S Clock Data Recovery Circuit

English

A 20 Gb/S Injection-Locked Clock and Data Recovery Circuit

International Journal of VLSI Design & Communication Systems
2014English

10-Gb/S CMOS Clock Recovery Cirucit Building Blocks Using Dual Substrate Technique

English

A 16-Bit Mixed-Signal Microsystem With Integrated CMOS-MEMS Clock Reference

2003English

A 0.6-V 2-nA CMOS Current Reference Circuit

International Journal of Engineering Research and Applications
2017English

Quadrature Sampling Mixer Topology for SAW-Less GPS Receivers in 0.18µm CMOS

2010English

A Fully Integrated 1.7-3.125 GBPS Clock and Data Recovery Circuit Using a Gated Frequency Detector

IEICE Transactions on Electronics
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2005English

Design of a Digital Modulator and Demodulator for Reader-Less RFID Tag in 0.18 Μm CMOS Process

Acta Scientiarum - Technology
Planetary SciencesAstronomyEngineeringComputer ScienceMathematicsEarthChemistryPhysics
2013English

A 25 Gb/S All-Digital Clock and Data Recovery Circuit for Burst Mode Applications in PONs

2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy