Amanote Research
Register
Sign In
FPGA Acceleration of the Phylogenetic Parsimony Kernel?
doi 10.1109/fpl.2011.83
Full Text
Open PDF
Abstract
Available in
full text
Date
September 1, 2011
Authors
Nikolaos Alachiotis
Alexandros Stamatakis
Publisher
IEEE
Related search
Strategies for Phylogenetic Reconstruction - For the Maximum Parsimony Problem
FPGA-based Acceleration of CHARMM-potential Minimization
Refining Phylogenetic Trees Given Additional Data: An Algorithm Based on Parsimony
IEEE/ACM Transactions on Computational Biology and Bioinformatics
Biotechnology
Applied Mathematics
Genetics
Hardware Acceleration of Hamming Code: Design of Runtime Reconfigurable FPGA Prototype
International Journal of Computer Applications
Portable and Scalable FPGA-based Acceleration of a Direct Linear System Solver
ACM Transactions on Reconfigurable Technology and Systems
Computer Science
A Framework for Dynamically-Loaded Hardware Library (HLL) in FPGA Acceleration
A Comparative Study of Sorting Algorithms With FPGA Acceleration by High Level Synthesis
Computacion y Sistemas
Computer Science
FPGA-based Bandwidth Selection for Kernel Density Estimation Using High Level Synthesis Approach
Bulletin of the Polish Academy of Sciences: Technical Sciences
Information Systems
Computer Networks
Molecular Physics,
Communications
Engineering
Atomic
Optics
Artificial Intelligence
FPGA Based Hardware Acceleration of a BRIEF Correlator Module for a Monocular SLAM Application